Chandra R Vora

US Patent:

7082104, Jul 25, 2006

Filed:

May 18, 2001

Appl. No.:

09/861103

Inventors:

Gilbert Wolrich - Framingham MA, US
Matthew J. Adiletta - Worcester MA, US
Aaron Gorius - Upton MA, US
Donald F. Hooper - Shrewsbury MA, US
Douglass Carrigan - Westford MA, US
Chandra Vora - Northborough MA, US

Assignee:

Intel Corporation - Santa Clara CA

International Classification:

H04L 12/56

US Classification:

370236, 370389, 370503

Abstract:

A switch for transmitting data from a first device to a second device includes a port in communication with the second device, queues which store slices of data received from the first device, and circuitry for selectively outputting a slice of the data from at least one of the queues to the port for transmission to the second device.

US Patent:

46226303, Nov 11, 1986

Filed:

Oct 28, 1983

Appl. No.:

6/546514

Inventors:

Chandra R. Vora - Northboro MA
Michael L. Ziegler - Whitinsville MA
Mark Bagula - Morgan Hill CA
Steve Hamilton - Los Gatos CA

Assignee:

Data General Corporation - Westboro MA

International Classification:

G06F 900

US Classification:

364134

Abstract:

In a data processing system which uses a common bus for communication of address and data information among a plurality of system components, a bus timing technique uses a clock signal having a transfer time period which comprises a plurality of subperiods which requires address transfer to take place during a first selected group of subperiods and data to be transferred during a second selected group of subperiods with idle subperiods in between. A first control signal is generated by the data receiving or data supplying unit in order to inhibit access to the bus until such transfer is completed and a second control signal can be provided to lock-in bus access by such unit if desired for more than one transfer period. Appropriate priority is arranged for bus access among selected system components whether the common bus system has a single bus for use with a single port memory or a dual bus for use with a dual port memory.

US Patent:

49012355, Feb 13, 1990

Filed:

Oct 28, 1983

Appl. No.:

6/546572

Inventors:

Chandra R. Vora - Northboro MA
Donald C. Wiser - Framingham MA
Mark B. Hecker - Northboro MA
Robert N. Murdoch - Sacramento CA

Assignee:

Data General Corporation - Westboro MA

International Classification:

G06F 748
G06F 922
G06F 1204

US Classification:

364200

Abstract:

A data processing system which includes a central processor unit which has an arithmetic logic unit (ALU) for performing fixed point arithmetic operations and a separate floating point unit (FPU) for performing floating point operations and which uses multi-level microcode architecture wherein each unit has its own control store (a "horizontal" store) which responds to addresses of execution control signals supplied thereto from a common control store (a "vertical" store) to produce horizontal microinstructions for performing ALU and FPU operations, respectively. Selected ones of such addresses are recognized for ALU operations by the CPU control store only, other selected ones are recognized for FPU operations by the FPU control store only, while still other selected ones are recognized for both ALU and FPU operations by both control stores so that such operations can be performed simultaneously in parallel.