Srinath P Devalapalli

US Patent:

20040228636, Nov 18, 2004

Filed:

Sep 27, 2002

Appl. No.:

10/256821

Inventors:

Vijay Pathak - San Jose CA, US
Bharadwaj Parthasarathy - Plano TX, US
Srinath Devalapalli - Sachse TX, US

International Classification:

H04B010/02
H04B010/04

US Classification:

398/155000

Abstract:

The present invention provides a robust solution to the task of re-aligning data at the transmit end of a fiber optic or other high performance serial link, and also offers flexibility in the circuit board design approach. A high performance analog phase locked-loop circuit is used to simultaneously provide clock recovery for multiple bit streams. The power dissipation required to perform clock recovery is thereby reduced to a fraction of that required in conventional transmit systems. This analog phase locked loop produces plural phase output signals. An output multiplexer selects one phase for use in electrical to optical conversion.