Paul I Penzes

US Patent:

8024680, Sep 20, 2011

Filed:

Apr 25, 2008

Appl. No.:

12/110170

Inventors:

Paul Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716101, 716104, 716106, 716109, 716133, 716136

Abstract:

A minimal leakage power Standard Cell Library is provided. The minimal leakage power Standard Cell Library provides minimal leakage power cells with improved speed characteristics. The minimal leakage power Standard Cell Library includes cells from an existing Standard Cell Library and a set of minimal leakage power cells for a selected set of logic functions. The minimal leakage power Standard Cell Library is formed by identifying a set of logic functions. For each logic function in the identified set, a base case for an unfolded implementation of the logic function is determined. Widths for transistors in a transistor topology used in the unfolded implementation of the logic function are determined based on the non-linear leakage power characteristics for the transistor topology to achieve minimal leakage power. The determined widths are then assigned to the transistors and the minimal leakage cell is added to the library.

US Patent:

8035419, Oct 11, 2011

Filed:

Dec 31, 2009

Appl. No.:

12/651109

Inventors:

Paul Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

H03K 19/00

US Classification:

326 93, 326 21, 326 22, 326 26

Abstract:

A system comprises signal paths. There are first through n signal paths, n being a positive integer. A critical one of the first through n signal paths is based on being a respective one of the first through n signal paths having a slowest signal propagation and/or a path in which a signal propagates slower than a clock cycle. The critical one of the first through n signal paths comprises a first size of a standard cell including corresponding logic devices. The non-critical ones of the first through n signal paths comprise a second size of a standard cell including corresponding logic devices, the second size being smaller than the first size.

US Patent:

8079008, Dec 13, 2011

Filed:

Mar 31, 2008

Appl. No.:

12/060108

Inventors:

Paul Penzes - Newport Beach CA, US
Alvin Lin - Irvine CA, US
Vafa James Rakshani - Newport Coast CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716122, 716118, 716119

Abstract:

A high-speed, low leakage-power Standard Cell Library is provided. The high-speed, low-leakage-power Standard Cell Library provides the extra drive-strength of a taller X-Track library (e. g. , 14-Track library) and low leakage-power comparable to that of a smaller, N-Track library (e. g. , 10-Track library). The high-speed, low leakage-power Standard Cell Library includes a set of cells each having a device area designed to provide maximum drive strength for the cell. The high-speed, low leakage-power Standard Cell Library further includes a second set of cells having varying device areas that provide reduced leakage power characteristics comparable to cells in the smaller, N-Track library. The modified reduced leakage-power cells are formed by adding padding to the cell to achieve a desired leakage-power characteristic of the cell.

US Patent:

8085082, Dec 27, 2011

Filed:

May 30, 2007

Appl. No.:

11/807973

Inventors:

Paul Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

H03K 17/00

US Classification:

327407

Abstract:

According to one embodiment, a high speed multiplexer includes a number of data inputs, a number of hot code select inputs, and a final data output. In one embodiment, the high speed multiplexer utilizes a number of intermediate multiplexers, each receiving respective hot code select inputs and providing an intermediate data output. In one embodiment, each intermediate multiplexer has a critical delay path comprising a first NAND gate and a second NAND gate. In one implementation a four-to-one intermediate multiplexer comprises a first two-input NAND gate and a second four-input NAND gate. In one embodiment, a 32-to-1 high speed multiplexer comprises four four-to-one intermediate multiplexers. According to one implementation of this embodiment, the 32-to-1 multiplexer has a critical delay path from any of the data inputs to the final data output comprising a first NAND gate, a second NAND gate, a NOR gate, and a third NAND gate.

US Patent:

8230380, Jul 24, 2012

Filed:

Feb 12, 2009

Appl. No.:

12/370051

Inventors:

Paul Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716132, 716101, 716119, 716139

Abstract:

A mixed-height cell library for designing integrated circuits is provided. The mixed-height cell library includes a first plurality of cells having a first track height and a second plurality of cells having a second track height that are configured to be coupled to the first plurality of cells at respective power and ground rail lines. A method for mixed-height cell placement and optimization is also provided. The method comprises abutting cells of different track heights to form a plurality of rows of cells by coupling power and ground rails of the cells at a secondary layer that is different from a primary layer that includes active material and determining whether re-ordering cells within rows allows for further compaction of adjacent rows. The method further comprises re-ordering cells within rows so to allow for further compaction of adjacent rows. The method also includes the steps of splitting rows vertically to minimize the distance between the split rows.

US Patent:

8234605, Jul 31, 2012

Filed:

Sep 6, 2011

Appl. No.:

13/226012

Inventors:

Paul Ivan Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716100, 716104, 716109, 716132, 716133

Abstract:

A minimal leakage power Standard Cell Library is provided. The minimal leakage power Standard Cell Library provides minimal leakage power cells with improved speed characteristics. The minimal leakage power Standard Cell Library includes cells from an existing Standard Cell Library and a set of minimal leakage power cells for a selected set of logic functions. The minimal leakage power Standard Cell Library is formed by identifying a set of logic functions. For each logic function in the identified set, a base case for an unfolded implementation of the logic function is determined. Widths for transistors in a transistor topology used in the unfolded implementation of the logic function are determined based on the non-linear leakage power characteristics for the transistor topology to achieve minimal leakage power. The determined widths are then assigned to the transistors and the minimal leakage cell is added to the library.

US Patent:

8266561, Sep 11, 2012

Filed:

Nov 16, 2007

Appl. No.:

11/941286

Inventors:

Paul Penzes - Newport Beach CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716104, 716100, 716101, 716102

Abstract:

A method for providing a high-speed cell library is provided. The method can include, for example, selecting a set of commonly-occurring logic functions. The method can then include obtaining a netlist of area distributions for each of the set of functions. The netlist can be used to synthesize a set of cell libraries wherein an N-diffusion to P-diffusion area allowance is varied among the set of cell libraries. Thereafter, the method may also include comparing a time delay associated with each of the set of cell libraries with a time delay of a library benchmark delay. Based on the comparing, a delay number may be associated with each of the cell libraries. Finally, the cell libraries may be ranked based on the respective delay numbers associated with each of the cell libraries.

US Patent:

8276109, Sep 25, 2012

Filed:

Feb 12, 2009

Appl. No.:

12/370065

Inventors:

Paul Penzes - Newport Beach CA, US
Koen Lampaert - Tustin CA, US

Assignee:

Broadcom Corporation - Irvine CA

International Classification:

G06F 17/50

US Classification:

716132, 716111, 716119, 716123, 716126, 716127, 716133, 716134, 716136

Abstract:

A mixed-height cell library for designing integrated circuits is provided. The mixed-height cell library includes a first plurality of cells having a first track height and a second plurality of cells having a second track height that are configured to be coupled to the first plurality of cells at respective power and ground rail lines. A method for mixed-height cell placement and optimization is also provided. The method comprises abutting cells of different track heights to form a plurality of rows of cells by coupling power and ground rails of the cells at a secondary layer that is different from a primary layer that is used to connect active material and determining whether re-ordering cells within rows allows for further compaction of adjacent rows. The method further comprises re-ordering cells within rows so to allow for further compaction of adjacent rows. The method also includes the steps of splitting rows vertically to minimize the distance between the split rows.