Khurram M Malik

US Patent:

7417482, Aug 26, 2008

Filed:

Nov 22, 2005

Appl. No.:

11/286087

Inventors:

Mohamed Elgebaly - San Jose CA, US
Khurram Zaka Malik - Santa Clara CA, US
Lew G. Chua-Eoan - Carlsbad CA, US

Assignee:

QUALCOMM Incorporated - San Diego CA

International Classification:

H03H 11/26

US Classification:

327278, 327407

Abstract:

Techniques for adaptively scaling voltage for a processing core are described. In one scheme, the logic speed and the wire speed for the processing core are characterized, e. g. , using a ring oscillator having multiple signal paths composed of different circuit components. A target clock frequency for the processing core is determined, e. g. , based on computational requirements for the core. A replicated critical path is formed based on the characterized logic speed and wire speed and the target clock frequency. This replicated critical path emulates the actual critical path in the processing core and may include different types of circuit components such as logic cells with different threshold voltages, dynamic cells, bit line cells, wires, drivers with different threshold voltages and/or fan-outs, and so on. The supply voltage for the processing core and the replicated critical path is adjusted such that both achieve the desired performance.

US Patent:

7679458, Mar 16, 2010

Filed:

Dec 6, 2005

Appl. No.:

11/296073

Inventors:

Khurram Zaka Malik - Santa Clara CA, US

Assignee:

QUALCOMM, Incorporated - San Diego CA

International Classification:

H03B 27/00

US Classification:

331 57, 327276

Abstract:

The frequency of an oscillating signal generated by a ring oscillator is used to determine the select-to-output delay of standard cell multiplexers. The ring oscillator has no active logic elements other than an odd or even number of standard cell multiplexers. The signal path of the oscillating signal passes through the select input leads of the multiplexers of the ring oscillator. The ring oscillator can be used to characterize how signal propagation delay varies depending on the voltage supplied to the multiplexers. The lowest supply voltage at which a signal can continue to travel through the most critical circuit path of a test circuit can be modeled. In addition, the ring oscillator can be built into operational circuits to monitor timing and signal propagation delay in real time. Real time monitoring of delay enhances the benefits of adaptive voltage scaling, which is used in signal processing circuits in cell phones.

US Patent:

8169246, May 1, 2012

Filed:

Feb 26, 2010

Appl. No.:

12/713904

Inventors:

Khurram Z. Malik - Santa Clara CA, US
Andrew L. Arengo - San Jose CA, US

Assignee:

Apple Inc. - Cupertino CA

International Classification:

H03K 3/356

US Classification:

327211

Abstract:

A latch circuit. The latch circuit may include an input circuit, a precharge circuit, and a transfer circuit. The precharge circuit may precharge a first node during a first phase of a clock signal. Based on an input signal received at a first logic value, the input signal may drive the first node to a second logic value during the second clock phase. The transfer circuit may include a discharge circuit that is active during an evaluation phase beginning at a delay time subsequent to the clock signal entering the second phase and ending when the clock signal re-enters the first phase. The transfer circuit may also include pull-up and pull-down transistors, one of which may drive a logic value to a second node during the evaluation phase.

US Patent:

20130107655, May 2, 2013

Filed:

Oct 27, 2011

Appl. No.:

13/282873

Inventors:

Rajat Goel - Saratoga CA, US
Hari S. Kannan - Sunnyvale CA, US
Khurram Z. Malik - Santa Clara CA, US

International Classification:

G11C 8/06
G11C 8/00

US Classification:

36523002, 36523008, 36523001

Abstract:

A circular queue implementing a scheme for prioritized reads is disclosed. In one embodiment, a circular queue (or buffer) includes a number of storage locations each configured to store a data value. A multiplexer tree is coupled between the storage locations and a read port. A priority circuit is configured to generate and provide selection signals to each multiplexer of the multiplexer tree, based on a priority scheme. Based on the states of the selection signals, one of the storage locations is coupled to the read port via the multiplexers of the multiplexer tree.

US Patent:

20150161033, Jun 11, 2015

Filed:

Feb 18, 2015

Appl. No.:

14/624621

Inventors:

- Cupertino CA, US
Hari S. Kannan - Sunnyvale CA, US
Khurram Z. Malik - Santa Clara CA, US

International Classification:

G06F 12/02
G06F 5/16
G06F 13/16

Abstract:

A circular queue implementing a scheme for prioritized reads is disclosed. In one embodiment, a circular queue (or buffer) includes a number of storage locations each configured to store a data value. A multiplexer tree is coupled between the storage locations and a read port. A priority circuit is configured to generate and provide selection signals to each multiplexer of the multiplexer tree, based on a priority scheme. Based on the states of the selection signals, one of the storage locations is coupled to the read port via the multiplexers of the multiplexer tree.