Chenmin Zhang from 141 Tapestry, Irvine, CA 92603, age 57, Phone: 9492286909

Us Patents

Method And System For A Three Conductor Transceiver Bus
view source
US Patent:

7391788, Jun 24, 2008
Filed:

Nov 19, 2002
Appl. No.:

10/299172
Inventors:

Chenmin Zhang - Irvine CA, US
Steve Thomas - Riverside CA, US
Randall Stolaruk - Huntington Beach CA, US
Assignee:

Broadcom Corporation - Irvine CA
International Classification:

H04L 12/40
US Classification:

370438, 370439
Abstract:

Aspects of the invention provide a method and system for a communication bus for resetting one or more devices connected to the bus. The transceiver bus () may include a single serial data line (), a single serial clock line () and a single reset line (). A status of a slave device coupled to the transceiver bus () may be determined by a master device. Based on the status of the slave device, the master device may execute a forced reset or a normal reset. In a case where a device may be unresponsive, the master device may execute a forced reset. Additionally, in a case where a device is responsive but requires resetting, the master device may execute a normal reset and selectively reset a slave device requiring reset.

Method For Managing And Controlling The Low Power Modes For An Integrated Circuit Device
view source
US Patent:

7739528, Jun 15, 2010
Filed:

Jul 31, 2006
Appl. No.:

11/495745
Inventors:

Zhiqing Zhuang - Irvine CA, US
Jalil Fadavi-Ardekani - Newport Coast CA, US
Soheyla Kamal, legal representative - Newport Coast CA, US
Vinay Kumar Bhasin - Irvine CA, US
Chenmin Zhang - Irvine CA, US
Vafa James Rakshani - Newport Coast CA, US
Assignee:

Broadcom Corporation - Irvine CA
International Classification:

G06F 1/26
G06F 1/32
US Classification:

713320
Abstract:

A state machine and an external interface, including its associated input-outputs (IOs), are always powered on and used to manage the chip power modes and power mode transitions. The chip power modes are defined as RUN, HIBERNATE, POWERDOWN, with many more possible with this invention. For example, once the device is in HIBERNATE or POWERDOWN modes, the power supplies to the IC are either reduced, or completely disconnected except for this controller state machine. This invention's state machine and control mechanism, in response to some external “wake up event”, will bring the chip to RUN mode by managing the state of the external power supplies through its control interface. The implementation achieves small die size and extreme low power consumption.

Method And System For Advance High Performance Bus Synchronizer
view source
US Patent:

20070280396, Dec 6, 2007
Filed:

May 31, 2007
Appl. No.:

11/806397
Inventors:

Sam H. Liu - Irvine CA, US
Zhiqing Zhuang - Irvine CA, US
Chaoyang Zhao - Irvine CA, US
Vinay Bhasin - Irvine CA, US
Chenmin Zhang - Irvine CA, US
Lawrence J. Madar - San Francisco CA, US
Vafa J. Rakshani - Newport Coast CA, US
Assignee:

Broadcom Corporation - Irvine CA
International Classification:

H04L 7/00
US Classification:

375372
Abstract:

Provided is a method for transferring data from one clock domain within a synchronizer to another domain within the synchronizer. The method includes determining system clock parameters within the synchronizer and analyzing a first domain clock signal based upon the system clock parameters. Next, a second domain clock signal is analyzed based upon the first domain clock signal and the system clock parameters. A determination is made as to when to transfer data from a first clock domain to a second clock domain in accordance with the analysis of the first and second domain clock signals, and an enable signal is provided to affect the data transfer from the first domain to the second clock domain.

Method And System For Operating And/Or Charging A Battery Powered Usb Device Based On A Usb Port Type
view source
US Patent:

20100070659, Mar 18, 2010
Filed:

Nov 5, 2008
Appl. No.:

12/265503
Inventors:

Kenneth Ma - Cupertino CA, US
Chenmin Zhang - Irvine CA, US
Alfonsus Lunardhi - San Diego CA, US
Manisha Pandya - Anaheim Hills CA, US
Shimon Elkayam - San Jose CA, US
International Classification:

G06F 13/00
H02J 7/00
US Classification:

710 14, 320137
Abstract:

Aspects of a method and system for operating and/or charging a battery powered USB device based on a USB port type are provided. In this regard, in a USB device comprising a power management IC and a multi-function IC, a port type detection module in the multi-function IC may determine whether the USB device is attached to a standard host port or a charging port. Additionally, a power source in the power management IC, which may supply power to the port type detection module, may be enabled upon attachment of the USB device to a USB port and disabled subsequent to determination of port type. Also, one or more portions and/or functions of the power management IC may be configured based on the determined port type. Similarly, one or more portions and/or functions of the multi-function IC may be enabled or disabled based on the determined port type.

Method For Managing And Controlling The Low Power Modes For An Integrated Circuit Device
view source
US Patent:

20100257393, Oct 7, 2010
Filed:

Jun 10, 2010
Appl. No.:

12/813265
Inventors:

Zhiqing Zhuang - Irvine CA, US
Jalil Fadavi-Ardekani - Newport Coast CA, US
Soheyla Kamal - Newport Coast CA, US
Vinay Kumar Bhasin - Irvine CA, US
Chenmin Zhang - Irvine CA, US
Vafa James Rakshani - Newport Coast CA, US
Assignee:

Broadcom Corporation - Irvine CA
International Classification:

G06F 1/32
US Classification:

713323
Abstract:

A state machine and an external interface, including its associated input-outputs (IOs), are always powered on and used to manage the chip power modes and power mode transitions. The chip power modes are defined as RUN, HIBERNATE, POWERDOWN, with many more possible with this invention. For example, once the device is in HIBERNATE or POWERDOWN modes, the power supplies to the IC are either reduced, or completely disconnected except for this controller state machine. This invention's state machine and control mechanism, in response to some external “wake up event”, will bring the chip to RUN mode by managing the state of the external power supplies through its control interface. The implementation achieves small die size and extreme low power consumption.

Input-Output Pad Testing Using Bi-Directional Pads
view source
US Patent:

61638676, Dec 19, 2000
Filed:

Aug 28, 1998
Appl. No.:

9/141957
Inventors:

John Miller - Rocklin CA
Richard Ortiz - Roseville CA
Chenmin Zhang - Fort Collins CO
Assignee:

Hewlett-Packard Company - Palo Alto CA
International Classification:

G01R 3128
US Classification:

714736
Abstract:

A method and a system for testing integrated devices such as chips used on a printed circuit board. The system includes test logic formed on the chip and coupled to bi-directional input/output pads. The system is capable of testing input pads, output pads, and bi-directional pads by coupling an input test signal from one pad of a pair of pads to the output of a second pad of the pair of pads. If the signal read out of the second pad corresponds to the expected value, the pads may be considered properly connected. The chips may be tested at any stage during chip manufacture, including after forming the die on a wafer, after cutting the die from the wafer and after packaging the die to produce the chip, and after attaching the chip to a printed circuit board. The system and method allow for quick and easy testing of pad connectivity during the manufacturing process, while minimizing the number of extra gates and trace lines on the chip.

Charger Detection And Optimization Prior To Host Control
view source
US Patent:

20140223200, Aug 7, 2014
Filed:

Jul 25, 2013
Appl. No.:

13/950762
Inventors:

- Irvine CA, US
Mark D. Rutherford - Wellington CO, US
Narayan Prasad Ramachandran - Bangalore, IN
David Chang - Irvine CA, US
Yi Ting Chen - New Taipei City, TW
Chenmin Zhang - Irvine CA, US
Ajmal A. Godil - San Diego CA, US
International Classification:

G06F 1/26
G01R 31/36
H02J 7/00
US Classification:

713300, 320162, 320137, 324 7611
Abstract:

Aspects of charger detection and optimization prior to host control are described herein. In various embodiments, a condition of whether reverse current is present on a system bus is detected. When the condition for reverse current is present, reverse current is sunk by one or more of various reverse current sink circuits. By relying upon one or more of the reverse current sink circuits, for safety, to address or mitigate the condition for reverse current, a detector may be able to identify or distinguish among several different types of charger or charging ports coupled to a system bus allowing a charger to be selected optimally. Further, an indicator of the type of charger or charging port coupled to the system bus is communicated over a single pin interface, for backwards compatibility with circuits capable of identifying between only two different types of chargers.